

CLAIMS

What is claimed is:

- 1 1. A circuit, comprising:
2 a first switch unit connectable to a first power line, a control line, and a bus
3 line of an assisted Gunning transceiver logic (AGTL)-type bus, the first switch unit
4 having an impedance that substantially matches the characteristic impedance of the
5 bus line, wherein the first switch unit to electrically connect the first power line and
6 the bus line when enabled by a control signal received via the control line; and
7 a second switch unit connectable to a second power line and the bus line, the
8 second switch unit having an impedance different from that of the first switch unit,
9 wherein the second switch unit to electrically connect a second power line and the
10 bus line when enabled, the second switch unit to be disabled when the first switch
11 unit is enabled and to be enabled when the first switch unit is disabled.
- 1 2. The circuit of claim 1, wherein the second switch unit's impedance is half that
2 of the first switch unit.
- 1 3. The circuit of claim 1, further comprising an amplifier having an input terminal
2 connected to the bus line.
- 1 4. The circuit of claim 1, wherein the first switch unit comprises a P-channel
2 transistor.

1 5. The circuit of claim 4, wherein the first switch unit further comprises a resistor
2 connected in series with the P-channel transistor.

1 6. The circuit of claim 4, wherein the resistor is a N-well resistor.

1 7. The circuit of claim 4, further comprising a trim circuit coupled to the
2 P-channel transistor, wherein the trim circuit to compare the impedance of the first
3 switch unit to a reference impedance and to adjust the impedance of the first switch
4 unit to substantially match the reference impedance.

1 8. The circuit of claim 7, wherein the P-channel transistor comprises a plurality
2 of component P-channel transistors, and wherein the trim circuit to adjust P-channel
3 transistor's effective width-to-length ratio by selectively enabling one or more of the
4 plurality of component P-channel transistors.

1 9. The circuit of claim 1, wherein the second switch unit comprises an N-channel
2 transistor.

1 10. The circuit of claim 9, wherein the second switch unit further comprises a
2 resistor connected in series with the N-channel transistor.

1 11. A circuit, comprising:

2 first means for electrically connecting to a first power line and a bus line of an
3 assisted Gunning transceiver logic (AGTL)-type bus when enabled, the first means
4 having an impedance that substantially matches the bus line's characteristic
5 impedance; and

6 second means for electrically connecting a second power line and the bus
7 line when enabled, the second means having an impedance different from that of the
8 first means, wherein the second means is disabled when the first means is enabled
9 and is enabled when the first means is disabled.

1 12. The circuit of claim 11, wherein the impedance of the second means is half
2 that of the first means.

1 13. The circuit of claim 11, wherein the first means comprises a P-channel
2 transistor and the second means comprises an N-channel transistor.

1 14. The circuit of claim 13, further comprising a trim circuit coupled to the
2 P-channel transistor, wherein the trim circuit to compare the impedance of the first
3 means to a reference impedance and to adjust the impedance of the first means to
4 substantially match the reference impedance.

1 15. The circuit of claim 13, wherein the first means further comprises a resistor
2 connected in series with the P-channel transistor.

1 16. A method, comprising:
2 causing a driver/receiver circuit to be in one of a plurality of modes that
3 include a driver mode and a receiver mode, wherein the driver/receiver circuit is
4 coupled to a bus line of an assisted Gunning transceiver logic (AGTL)-type bus, the
5 driver/receiver circuit having a pull-up path and a pull-down path coupled to the bus
6 line, the pull-up path having an impedance that substantially matches the bus line's
7 characteristic impedance, the pull-down path having an impedance different from
8 that of the pull-up path;

9 disabling the pull-down path and enabling the pull-up path when the
10 driver/receiver circuit is in the receiver mode;

11 disabling the pull-down path and enabling the pull-up path when the
12 driver/receiver circuit is in the driver mode to drive a logic high level on the bus line;
13 and

14 disabling the pull-up path and enabling the pull-down path of when the
15 driver/receiver circuit is in the driver mode to drive a logic low level on the bus line.

1 17. The method of claim 16, further comprising adjusting the impedance of the
2 pull-up path to substantially match a reference impedance.

1 18. The method of claim 16, wherein the impedance of the pull-down path is
2 about half that of the pull-up path.

1 19. The method of claim 16, wherein disabling the pull-down path comprises
2 turning off an N-channel transistor having its source electrically connected to a
3 ground bus and its drain coupled to the bus line.

1 20. The method of claim 19, wherein a resistor couples the drain of the N-channel
2 transistor to the bus line.

1 21. A system, comprising:
2 an assisted Gunning transceiver logic (AGTL)-type bus;
3 a first driver/receiver circuit coupled to one end of a bus line of the AGTL-type
4 bus, the first driver/receiver circuit including:

5 a first pull-up switch unit to couple a first power line to the bus line,
6 wherein the first pull-up switch unit has an impedance substantially matching the bus
7 line's characteristic impedance,

8 a first pull-down switch unit coupled to a first ground line and to the bus
9 line, wherein the first pull-down switch unit has an impedance different from that of
10 the first pull-up switch unit; and

11 a second driver/receiver circuit coupled to another end of the bus line, the
12 second driver/receiver circuit including:

13 a second pull-up switch unit to electrically connect a second power line
14 to the bus line, the first and second power lines having substantially identical voltage
15 levels, wherein the second pull-up switch unit has an impedance substantially
16 matching that of the first pull-up switch unit, and

17 a second pull-down switch unit coupled to a second ground line and to
18 the bus line, the first and second ground lines having substantially identical voltage
19 levels, wherein the second pull-down switch unit has an impedance substantially
20 matching that of the first pull-down switch unit.

1 22. The system of claim 21, wherein the first pull-down switch unit's impedance is
2 half that of the first pull-up switch unit.

1 23. The system of claim 21, wherein the first and second driver/receiver circuits
2 each further comprise an amplifier having an input terminal connected to the bus
3 line.

1 24. The system of claim 21, wherein the first pull-up switch unit comprises a
2 P-channel transistor having one terminal coupled to the first power line.

1 25. The system of claim 24, wherein the first pull-up switch unit further comprises
2 a resistor connected in series with the P-channel transistor's channel.

1 26. The system of claim 24, further comprising a trim circuit coupled to the
2 P-channel transistor, wherein the trim circuit to compare the impedance of the first
3 pull-up switch unit to a reference impedance and to adjust the impedance of the first
4 pull-up switch unit to substantially match that of the reference impedance.

1 27. The system of claim 26, wherein the P-channel transistor comprises a
2 plurality of component P-channel transistors, and wherein the trim circuit to adjust
3 P-channel transistor's effective width-to-length ratio by selectively enabling one or
4 more of the plurality of component P-channel transistors.

1 28. The system of claim 21, wherein the first pull-down switch unit comprises an
2 N-channel transistor.

1002443-121704
FOUO